



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/646,282	08/21/2003	Frank Liebenow	P1960US00	9378

32709 7590 11/12/2008  
GATEWAY, INC.  
ATTN: PATENT ATTORNEY  
610 GATEWAY DRIVE  
N. SIOUX CITY, SD 57049

EXAMINER
----------

DAO, THUY CHAN

ART UNIT	PAPER NUMBER
----------	--------------

2192

MAIL DATE	DELIVERY MODE
-----------	---------------

11/12/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b> 10/646,282	<b>Applicant(s)</b> LIEBENOW, FRANK	
	<b>Examiner</b> Thuy Dao	<b>Art Unit</b> 2192	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 18 August 2008.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-4, 6-24, 26-42, 44-51, and 54- is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-4, 6-24, 26-42, 44-51, and 54- is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

### **DETAILED ACTION**

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114.

Applicant's submission filed on August 18, 2008 has been entered.

2. Claims 1-4, 6-24, 26-42, 44-51, and 54-70 have been examined.

### **Response to Amendments**

3. In the instant amendment, claims 1, 21, 39, 48, 57 and 64 have been amended; claims 5, 25, 43 and 52 have been canceled.

Claim 21 recites new limitations "modifying the frequency of use of the register by performing a loop analysis to determine an executed frequency of operations in the register for said code sequence" (lines 5-6, emphasis added), which seems not to have support from the originally filed disclosure.

The originally filed disclosure merely discloses "determines the frequency of use of a register by operations performed in the code sequence" (FIG. 4 and related text), but does not support the newly added limitations above.

For the purpose of compact prosecution, claim 21 has been examined as claimed. The examiner respectfully requests the Applicants to point out the support in the next communication with the Office.

### **Response to Arguments**

4. Applicants' arguments have been considered but are moot in view of the new ground(s) of rejection.

### **Claim Rejections – 35 USC §102**

Art Unit: 2192

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1-4, 6-20, 39-42, 44-51 and 53-70 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent Publication No. 2005/0028132 A1 to Srinivasamurthy et al. (art made of record, hereafter "Srinivasamurthy").

**Claim 1:**

Srinivasamurthy discloses *a method for optimizing a representation of a code sequence, comprising:*

*scanning the code sequence to determine a static frequency of operations in the code sequence (e.g., [0045]-[0046], [0049]-[0050]);*

*performing a loop analysis to determine an executed frequency of operations for the code sequence (e.g., [0016]-[0018], [0053]-[0056]); and*

*tuning an instruction set for assigning an op-code representation to an instruction (e.g., [0021], [0030], [0046], [0049], [0066]-[0068]),*

*wherein the tuning of the instruction set is based on the static frequency of operations and the executed frequency of operations (e.g., [0012], [0016], [0050], [0056]).*

**Claim 2:**

Srinivasamurthy discloses *the method of claim 1, wherein the representation of a code sequence is a bit symbol representation (e.g., [0024], [0032]).*

Art Unit: 2192

**Claim 3:**

Srinivasamurthy discloses *the method of claim 1, wherein the instruction set is a variable length instruction set (e.g., FIG. 3, [0046]-[0051]).*

**Claim 4:**

Srinivasamurthy discloses *the method of claim 1, wherein the instruction set is a constant length instruction set (e.g., FIG. 4b, [0052]-[0055]).*

**Claim 5:**

Srinivasamurthy discloses *the method of claim 1, wherein the modification of the op-code may be executed by a loadable microcode (e.g., [0067], [0069]).*

**Claim 7:**

Srinivasamurthy discloses *the method of claim 1, further comprising the step of providing a representation of operation frequency, which represents the frequency of operations performed (e.g., [0021]-[0022], [0039]).*

**Claim 8:**

Srinivasamurthy discloses *the method of claim 7, wherein the representation of operation frequency is a frequency distribution (e.g., [0046], [0070]).*

**Claim 9:**

Srinivasamurthy discloses *the method of claim 8, wherein the frequency distribution is a histogram (e.g., [0053], [0056]).*

**Claim 10:**

Srinivasamurthy discloses *the method of claim 1, wherein a more compact version of the code sequence is accomplished through shortening of bit symbol representation of an op-code of the instruction set (e.g., [0052]).*

**Claim 11:**

Srinivasamurthy discloses *a method for optimizing the representation of a code sequence, comprising:*

*determining the frequency of operations performed in the code sequence (e.g., [0045]-[0046], [0049]-[0050]; [0016]-[0018], [0053]-[0056]);*

*providing a plurality of pre-determined instruction sets with each pre-determined instruction set comprising instructions including assigned op-code representations (e.g., [0021], [0030], [0046], [0049], [0066]-[0068]);*

*selecting one of the plurality of predetermined instruction sets based on the determined frequency of operations performed (e.g., [0012], [0016], [0050], [0056]).*

**Claim 12:**

Srinivasamurthy discloses *the method of claim 11, wherein the representation of a code sequence is a bit symbol representation (e.g., [0024], [0032]).*

**Claim 13:**

Srinivasamurthy discloses *the method of claim 11, wherein the instruction set is a variable length instruction set (e.g., FIG. 4b, [0052]-[0055]).*

**Claim 14:**

Srinivasamurthy discloses *the method of claim 11, wherein the instruction set is a constant length instruction set (e.g., FIG. 3, [0046]-[0051]).*

**Claim 15:**

Srinivasamurthy discloses *the method of claim 11, wherein the step of determining operation frequency may further include loop analysis (e.g., [0017], [0041], [0067], [0075]).*

**Claim 16:**

Srinivasamurthy discloses *the method of claim 11, wherein the modification of the op-code may be executed by a loadable microcode (e.g., [0067], [0069]).*

**Claim 17:**

Srinivasamurthy discloses *the method of claim 11, further comprising the step of providing a representation of operations frequency, which represents the frequency of operations performed (e.g., [0035]-[0038], [0065]-[0070]).*

**Claim 18:**

Srinivasamurthy discloses *the method of claim 17, wherein the representation of operation frequency is a frequency distribution (e.g., [0021]-[0022], [0039]).*

**Claim 19:**

Srinivasamurthy discloses *the method of claim 18, wherein the frequency distribution is a histogram (e.g., [0053], [0056]).*

**Claim 20:**

Srinivasamurthy discloses *the method of claim 11, wherein a more compact version of the code sequence is accomplished through shortening of bit symbol representation of an op-code of the instruction set (e.g., [0052], [0058]-[0063]).*

**Claim 39:**

Srinivasamurthy discloses *a computer readable medium upon which is stored computer readable code for optimizing a code sequence, wherein said computer readable code upon being executed on a computer causes steps comprising:*

*scanning the code sequence to determine a static frequency of operations in the code sequence (e.g., [0045]-[0046], [0049]-[0050]); and*

*performing a loop analysis to determine an executed frequency of operations for the code sequence (e.g., [0016]-[0018], [0053]-[0056]);*

*tuning an instruction set for assigning an op-code representation to an instruction (e.g., [0021], [0030], [0046], [0049], [0066]-[0068]),*

*wherein the tuning of the instruction set is based on the static frequency of operations and the executed frequency of operations (e.g., [0012], [0016], [0050], [0056]).*

**Claim 40:**

*Srinivasamurthy discloses the computer readable medium of claim 39, wherein the representation of a code sequence is a bit symbol representation (e.g., [0024], [0032]).*

**Claim 41:**

*Srinivasamurthy discloses the computer readable medium of claim 39, wherein the instruction set is a variable length instruction set (e.g., FIG. 4b, [0052]-[0055]).*

**Claim 42:**

*Srinivasamurthy discloses the computer readable medium of claim 39, wherein the instruction set is a constant length instruction set (e.g., FIG. 3, [0046]-[0051]).*

**Claim 44:**

*Srinivasamurthy discloses the computer readable medium of claim 39, wherein the modification of the op- code may be executed by a loadable microcode (e.g., [0067], [0069]).*

**Claim 45:**

*Srinivasamurthy discloses the computer readable medium of claim 39, further comprising the step of providing a representation of operations frequency, which represents the frequency of operations performed (e.g., [0017], [0041], [0067], [0075]).*

**Claim 46:**



Srinivasamurthy discloses *the computer readable medium of claim 45, wherein the representation of operation frequency is a frequency distribution (e.g., [0021]-[0022], [0039]).*

**Claim 47:**

Srinivasamurthy discloses *the computer readable medium of claim 46, wherein the frequency distribution is a histogram (e.g., [0053], [0056]).*

**Claim 48:**

Srinivasamurthy discloses *an optimized computing assembly, comprising:*  
*a processor coupled with a memory for executing programs; an optimized code generator operationally coupled with the processor and the memory (e.g., [0016]-[0024], [0035]-[0038]),*  
*the optimized code generator for scanning the code sequence to determine a static frequency of operations in the code sequence (e.g., [0045]-[0046], [0049]-[0050]),*  
*for performing a loop analysis to determine an executed frequency of operations for the code sequence (e.g., [0016]-[0018], [0053]-[0056]), and*  
*for tuning an instruction set for assigning an op-code representation to an instruction (e.g., [0021], [0030], [0046], [0049], [0066]-[0068]),*  
*wherein the tuning of the instruction set is based on the static frequency of operations and the executed frequency of operations (e.g., [0012], [0016], [0050], [0056]).*

**Claim 49:**

Srinivasamurthy discloses *the optimized computing assembly of claim 48, wherein the representation of a code sequence is a bit symbol representation (e.g., [0024], [0032]).*

**Claim 50:**

Srinivasamurthy discloses *the optimized computing assembly of claim 48, wherein the instruction set is a variable length instruction set (e.g., FIG. 4b, [0052]-[0055]).*

**Claim 51:**

Srinivasamurthy discloses *the optimized computing assembly of claim 48, wherein the instruction set is a constant length instruction set (e.g., FIG. 3, [0046]-[0051]).*

**Claim 53:**

Srinivasamurthy discloses *the optimized computing assembly of claim 48, wherein the modification of the op-code may be executed by a loadable microcode (e.g., [0067], [0069]).*

**Claim 54:**

Srinivasamurthy discloses *the optimized computing assembly of claim 48, further comprising the step of providing a representation of operations frequency, which represents the frequency of operations performed (e.g., [0017], [0041], [0067], [0075]).*

**Claim 55:**

Srinivasamurthy discloses *the optimized computing assembly of claim 54, wherein the representation of operation frequency is a frequency distribution (e.g., [0021]-[0022], [0039]).*

**Claim 56:**

Srinivasamurthy discloses *the optimized computing assembly of claim 55, wherein the frequency distribution is a histogram (e.g., [0053], [0056]).*

**Claim 57:**

Art Unit: 2192

Srinivasamurthy discloses *an optimized code generator for generating source code stored on a computer readable medium and configured to be executed by a computer, comprising:*

*a read executable for reading the source code; a translation executable operationally coupled with the read executable, the translation executable for translating source code to intermediate code (e.g., [0016]-[0024], [0040]-[0045]);*

*a scanning executable operationally coupled with the translation executable, the scanning executable for determining a static frequency of operations and an executed frequency of operations performed by the source code (e.g., [0045]-[0046], [0049]-[0050]) and*

*providing a representation based on the static frequency of operations and the executed frequency of operations (e.g., [0016]-[0018], [0053]-[0056]);*

*an optimizing translation executable operationally coupled with the scanning executable, the optimizing translation executable for translating the intermediate code to object code including an optimized instruction set based on the determined static frequency of operations and the executed frequency of operations (e.g., [0021], [0030], [0046], [0049], [0066]-[0068]); and*

*a write executable operationally coupled with the optimizing translation executable, the write executable for outputting the optimized object code (e.g., [0012], [0016], [0050], [0056]).*

**Claim 58:**

Srinivasamurthy discloses *the optimized code generator of claim 57, comprising a compiler (e.g., [0035]-[0038], [0040]-[0045]).*

**Claim 59:**

Srinivasamurthy discloses *the optimized code generator of claim 57, comprising an assembler (e.g., [0016]-[0024], [0046]-[0051]).*

**Claim 60:**

Srinivasamurthy discloses *the optimized code generator of claim 57, wherein the instruction set is a variable length instruction set (e.g., FIG. 4b, [0052]-[0055])*.

**Claim 61:**

Srinivasamurthy discloses *the optimized code generator of claim 57, wherein the instruction set is a constant length instruction set (e.g., FIG. 3, [0046]-[0051])*.

**Claim 62:**

Srinivasamurthy discloses *the optimized code generator of claim 57, wherein the representation of operation frequency is a frequency distribution (e.g., [0017], [0041], [0067], [0075])*.

**Claim 63:**

Srinivasamurthy discloses *the optimized code generator of claim 62, wherein the frequency distribution is a histogram (e.g., [0053], [0056])*.

**Claim 64:**

Srinivasamurthy discloses *an optimized code generator for generating source code stored on a computer readable medium and configured to be executed by a computer, comprising:*

*means for scanning the code sequence to determine a static determining the frequency of operations performed in the code sequence (e.g., [0045]-[0046], [0049]-[0050]);*

*means for determining an executed frequency of operations for the code sequence (e.g., [0016]-[0018], [0053]-[0056]); and*

*means for tuning an instruction set for assigning an op-code representation to an instruction (e.g., [0021], [0030], [0046], [0049], [0066]-[0068]),*

*wherein the tuning of the instruction set is based on the static frequency of operations and the executed frequency of operations (e.g., [0012], [0016], [0050], [0056]).*

**Claim 65:**

Srinivasamurthy discloses *the optimized code generator of claim 64, comprising a compiler* (e.g., [0016]-[0024], [0046]-[0051]).

**Claim 66:**

Srinivasamurthy discloses *the optimized code generator of claim 64, comprising an assembler* (e.g., [0035]-[0038], [0040]-[0045]).

**Claim 67:**

Srinivasamurthy discloses *the optimized code generator of claim 64, wherein the instruction set is a variable length instruction set* (e.g., FIG. 4b, [0052]-[0055]).

**Claim 68:**

Srinivasamurthy discloses *the optimized code generator of claim 64, wherein the instruction set is a constant length instruction set* (e.g., FIG. 3, [0046]-[0051]).

**Claim 69:**

Srinivasamurthy discloses *the optimized code generator of claim 64, wherein a representation of operations frequency is a frequency distribution* (e.g., [0017], [0041], [0067], [0075]).

**Claim 70:**

Srinivasamurthy discloses *the optimized code generator of claim 69, wherein the frequency distribution is a histogram* (e.g., [0053], [0056]).

7. Claims 21-24 and 26-38 are rejected under 35 U.S.C. 102(b) as being anticipated by Warnes (art of record, US Patent No. 7,051,189).

**Claim 21:**

Warnes discloses *a method for optimizing the representation of a code sequence, comprising:*

*determining a frequency of use of a register based on scanning the code sequence to determine a static frequency of operations in the code sequence (e.g., FIG. 1, blocks 102-106, col.8: 56 – col.9: 38);*

*modifying the frequency of use of the register by performing a loop analysis to determine an executed frequency of operations in the register for said code sequence (e.g., col.11, Table 3, col.11: 14 - col.12: 61);*

*tuning an instruction set for assigning a target-code representation for the register, wherein the tuning of the instruction set is based on the frequency of use of the register (e.g., col.11, Table 2, col.10: 51 – col.11: 27)*

*wherein the tuning of the instruction set is based on the static frequency of operations and the executed frequency of operations for said register (e.g., col.9: 1-19; col.9: 61 – col.10: 27; col.12: 40 – col.13: 16).*

**Claim 22:**

Warnes discloses *the method of claim 21, wherein the representation of a code sequence is a bit symbol representation (e.g., col.7: 59 – col.8: 54).*

**Claim 23:**

Warnes discloses *the method of claim 21, wherein the instruction set is a variable length instruction set (e.g., col.10: 17 – col.11: 62).*

**Claim 24:**

Warnes discloses *the method of claim 21, wherein the instruction set is a constant length instruction set (e.g., col.9: 20 – col.10: 64).*

**Claim 26:**

Warnes discloses *the method of claim 21, wherein the modification of the op-code may be executed by a loadable microcode (e.g., col.11: 21 – col.22: 64).*

**Claim 27:**

Warnes discloses *the method of claim 21, further comprising the step of providing a representation of operations frequency, which represents the frequency of operations performed (e.g., col.13: 3-64).*

**Claim 28:**

Warnes discloses *the method of claim 27, wherein the representation of operation frequency is a frequency distribution (e.g., col.7: 40 – col.8: 54).*

**Claim 29:**

Warnes discloses *the method of claim 28, wherein the frequency distribution is a histogram (e.g., col.9: 56 – col.10: 51).*

**Claim 30:**

Warnes discloses *a method for optimizing the representation of a code sequence, comprising:*

*determining the frequency of use of one or more registers within a plurality registers by the operations performed in the code sequence (e.g., FIG. 1, blocks 102-106, col.8: 56 – col.9: 38);*

*limiting the use of one or more of the plurality of registers based on the frequency of use of one or more of the plurality of registers (e.g., col.11, Table 3, col.11: 14 - col.12: 61); and*

*tuning the instruction set for assigning a target-code representation for one or more of the plurality of registers (e.g., col.11, Table 2, col.10: 51 – col.11: 27),*

*wherein the tuning of the instruction set is based on the frequency of use of the plurality of registers (e.g., col.9: 1-19; col.9: 61 – col.10: 27; col.12: 40 – col.13: 16).*

**Claim 31:**

Warnes discloses *the method of claim 30, wherein the representation of a code sequence is a bit symbol representation (e.g., col.7: 59 – col.8: 54).*

**Claim 32:**

Warnes discloses *the method of claim 30, wherein the instruction set is a variable length instruction set (e.g., col.7: 59 – col.8: 54).*

**Claim 33:**

Warnes discloses *the method of claim 30, wherein the instruction set is a constant length instruction set (e.g., col.10: 17 – col.11: 62).*

**Claim 34:**

Warnes discloses *the method of claim 30, wherein the step of determining operation frequency may further include loop analysis (e.g., col.9: 20 – col.10: 64).*

**Claim 35:**

Warnes discloses *the method of claim 30, wherein the modification of the op-code may be executed by a loadable microcode (e.g., col.11: 21 – col.22: 64).*

**Claim 36:**

Warnes discloses *the method of claim 30, further comprising the step of providing a representation of operations frequency, which represents the frequency of operations performed (e.g., col.13: 3-64).*

**Claim 37:**

Warnes discloses *the method of claim 36, wherein the representation of operation frequency is a frequency distribution (e.g., col.7: 40 – col.8: 54).*

**Claim 38:**



Art Unit: 2192

Warnes discloses *the method of claim 37, wherein the frequency distribution is a histogram* (e.g., col.9: 56 – col.10: 51).

### **Conclusion**

8. Any inquiry concerning this communication should be directed to examiner Thuy Dao (Twee), whose telephone/fax numbers are (571) 272 8570 and (571) 273 8570, respectively. The examiner can normally be reached on every Tuesday, Thursday, and Friday from 6:00AM to 6:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam, can be reached at (571) 272 3695.

The fax phone number for the organization where this application or proceeding is assigned is (571) 273 8300.

Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the TC 2100 Group receptionist whose telephone number is (571) 272 2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Thuy Dao/

Examiner, Art Unit 2192

/Tuan Q. Dam/

Supervisory Patent Examiner, Art Unit 2192